You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
68 lines
3.2 KiB
68 lines
3.2 KiB
Flow report for template
|
|
Sun Oct 18 20:45:58 2020
|
|
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
|
|
|
|
|
|
---------------------
|
|
; Table of Contents ;
|
|
---------------------
|
|
1. Legal Notice
|
|
2. Flow Summary
|
|
3. Flow Settings
|
|
4. Flow Messages
|
|
5. Flow Suppressed Messages
|
|
|
|
|
|
|
|
----------------
|
|
; Legal Notice ;
|
|
----------------
|
|
Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
and other software and tools, and its AMPP partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Intel Program License
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
|
agreement, including, without limitation, that your use is for
|
|
the sole purpose of programming logic devices manufactured by
|
|
Intel and sold by Intel or its authorized distributors. Please
|
|
refer to the applicable agreement for further details.
|
|
|
|
|
|
|
|
+----------------------------------------------------------------------------------+
|
|
; Flow Summary ;
|
|
+------------------------------------+---------------------------------------------+
|
|
; Flow Status ; Successful - Sun Oct 18 20:45:58 2020 ;
|
|
; Quartus Prime Version ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
|
|
; Revision Name ; template ;
|
|
; Top-level Entity Name ; template ;
|
|
; Family ; Cyclone IV E ;
|
|
; Device ; EP4CE10E22C8 ;
|
|
; Timing Models ; Final ;
|
|
; Total logic elements ; 1 / 10,320 ( < 1 % ) ;
|
|
; Total combinational functions ; 1 / 10,320 ( < 1 % ) ;
|
|
; Dedicated logic registers ; 0 / 10,320 ( 0 % ) ;
|
|
; Total registers ; 0 ;
|
|
; Total pins ; 0 / 92 ( 0 % ) ;
|
|
; Total virtual pins ; 0 ;
|
|
; Total memory bits ; 0 / 423,936 ( 0 % ) ;
|
|
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % ) ;
|
|
; Total PLLs ; 0 / 2 ( 0 % ) ;
|
|
+------------------------------------+---------------------------------------------+
|
|
|
|
|
|
+-----------------------------------------+
|
|
; Flow Settings ;
|
|
+-------------------+---------------------+
|
|
; Option ; Setting ;
|
|
+-------------------+---------------------+
|
|
; Start date & time ; 10/18/2020 20:45:58 ;
|
|
; Main task ; Compilation ;
|
|
; Revision Name ; template ;
|
|
+-------------------+---------------------+
|
|
|
|
|
|
|